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Abstract
In recent years the computing landscape has seen an in-
creasing shift towards specialized accelerators. Field pro-
grammable gate arrays (FPGAs) are particularly promising
as they offer significant performance and energy improvements
compared to CPUs for a wide class of applications and are
far more flexible than fixed-function ASICs. However, FPGAs
are difficult to program. Traditional programming models
for reconfigurable logic use low-level hardware description
languages like Verilog and VHDL, which have none of the pro-
ductivity features of modern software development languages
but produce very efficient designs, and low-level software lan-
guages like C and OpenCL coupled with high-level synthesis
(HLS) tools that typically produce designs that are far less
efficient.
Functional languages with parallel patterns are a better fit
for hardware generation because they both provide high-level
abstractions to programmers with little experience in hard-
ware design and avoid many of the problems faced when gen-
erating hardware from imperative languages. In this paper, we
identify two optimizations that are important when using par-
allel patterns to generate hardware: tiling and metapipelining.
We present a general representation of tiled parallel patterns,
and provide rules for automatically tiling patterns and gen-
erating metapipelines. We demonstrate experimentally that
these optimizations result in speedups up to 40× on a set of
benchmarks from the data analytics domain.
1. Introduction
The slowdown of Moore’s law and the end of Dennard scal-
ing has forced a radical change in the architectural landscape.
Computing systems are becoming increasingly parallel and
heterogeneous, relying on larger numbers of cores and spe-
cialized accelerators. Field programmable gate arrays (FP-
GAs) are particularly promising as an acceleration technology,
as they can offer performance and energy improvements for
a wide class of applications while also providing the repro-
grammability and flexibility of software. Applications which
exhibit large degrees of spatial and temporal locality and which
contain relatively small amounts of control flow, such as those
in the image processing [21, 6], financial analytics [29, 16, 48],
and scientific computing domains [42, 1, 11, 50], can espe-
cially benefit from hardware acceleration with FPGAs. FPGAs
have also recently been used to accelerate personal assistant
systems [23] and machine learning algorithms like deep belief
networks [31, 32].
The performance and energy advantages of FPGAs are now
motivating the integration of reconfigurable logic into data
center computing infrastructures. Both Microsoft [37] and
Baidu [31] have recently announced such systems. These
systems have initially been in the form of banks of FPGA
accelerators which communicate with CPUs through Infini-
band or PCIe [28]. Work is also being done on heterogeneous
motherboards with shared CPU-FPGA memory [22]. The re-
cent acquisition of Altera by Intel suggests that systems with
tighter, high performance on-chip integration of CPUs and
FPGAs are now on the horizon.
The chief limitation of using FPGAs as general purpose
accelerators is that the programming model is currently inac-
cessible to most software developers. Creating custom acceler-
ator architectures on an FPGA is a complex task, requiring the
coordination of large numbers of small, local memories, com-
munication with off-chip memory, and the synchronization of
many compute stages. Because of this complexity, attaining
the best performance on FPGAs has traditionally required de-
tailed hardware design using hardware description languages
(HDL) like Verilog and VHDL. This low-level programming
model has largely limited the creation of efficient custom hard-
ware to experts in digital logic and hardware design.
In the past ten years, FPGA vendors and researchers have
attempted to make reconfigurable logic more accessible to
software programmers with the development of high-level
synthesis (HLS) tools, designed to automatically infer regis-
ter transaction level (RTL) specifications from higher level
software programs. To better tailor these tools to software
developers, HLS work has typically focused on imperative
languages like C/C++, SystemC, and OpenCL [45]. Unfortu-
nately, there are numerous challenges in inferring hardware
from imperative programs. Imperative languages are inher-
ently sequential and effectful. C programs in particular offer
a number of challenges in alias analysis and detecting false
dependencies [18], typically requiring numerous user anno-
tations to help HLS tools discover parallelism and determine
when various hardware structures can be used. Achieving
efficient hardware with HLS tools often requires an iterative
process to determine which user annotations are necessary,
especially for software developers less familiar with the intri-
cacies of hardware design [15].
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Figure 1: System diagram
Functional languages are a much more natural fit for high-
level hardware generation as they have limited to no side
effects and more naturally express a dataflow representation
of applications which can be mapped directly to hardware
pipelines [5]. Furthermore, the order of operations in func-
tional languages is only defined by data dependencies rather
than sequential statement order, exposing significant fine-
grained parallelism that can be exploited efficiently in custom
hardware.
Parallel patterns like map and reduce are an increasingly
popular extension to functional languages which add semantic
information about memory access patterns and inherent data
parallelism that is highly exploitable by both software and
hardware. Previous work [19, 3] has shown that compilers can
utilize parallel patterns to generate C- or OpenCL-based HLS
programs and add certain annotations automatically. However,
just like hand-written HLS, the quality of the generated hard-
ware is still highly variable. Apart from the practical advantage
of building on existing tools, generating imperative code from
a functional language only to have the HLS tool attempt to
re-infer a functional representation of the program is a sub-
optimal solution because higher-level semantic knowledge in
the original program is easily lost. In this paper, we describe
a series of compilation steps which automatically generate
a low-level, efficient hardware design from an intermediate
representation (IR) based on parallel patterns. As seen in Fig-
ure 1, these steps fall into two categories: high level parallel
pattern transformations (Section 4), and low level analyses
and hardware generation optimizations (Section 5).
One of the challenges in generating efficient hardware from
high level programs is in handling arbitrarily large data struc-
tures. FPGAs have a limited amount of fast local memory and
accesses to main memory are expensive in terms of both per-
formance and energy. Loop tiling has been extensively studied
as a solution to this problem, as it allows data structures with
predictable access patterns to be broken up into fixed size
chunks. On FPGAs, these chunks can be stored locally in
buffers. Tiling can also increase the reuse of these buffers
by reordering computation, thus reducing the number of total
accesses to main memory. Previous work on automated tiling
transformations has focused almost exclusively on imperative
C-like programs with only affine, data-independent memory
access patterns. No unified procedure exists for automatically
tiling a functional IR with parallel patterns. In this paper, we
outline a novel set of simple transformation rules which can be
used to automatically tile parallel patterns. Because these rules
rely on pattern matching rather than a mathematical model of
the entire program, they can be used even on programs which
contain random and data-dependent accesses.
Our tiled intermediate representation exposes memory re-
gions with high data locality, making them ideal candidates to
be allocated on-chip. Parallel patterns provide rich semantic
information on the nature of the parallel computation at multi-
ple levels of nesting as well as memory access patterns at each
level. In this work, we preserve certain semantic properties
of memory regions and analyze memory access patterns in
order to automatically infer hardware structures like FIFOs,
double buffers, and caches. We exploit parallelism at multiple
levels by automatically inferring and generating metapipelines,
hierarchical pipelines where each stage can itself be composed
of pipelines and other parallel constructs. Our code genera-
tion approach involves mapping parallel IR constructs to a set
of parameterizable hardware templates, where each template
exploits a specific parallel pattern or memory access pattern.
These hardware templates are implemented using a low-level
Java-based hardware generation language (HGL) called MaxJ.
In this paper we make the following contributions:
• We describe a systematic set of rules for tiling parallel
patterns, including a single, general pattern used to tile all
patterns with fixed output size. Unlike previous automatic
tiling work, these rules are based on pattern matching and
therefore do not restrict all memory accesses within the
program to be affine.
• We demonstrate a method for automatically inferring com-
plex hardware structures like double buffers, caches, CAMs,
and banked BRAMs from a parallel pattern IR. We also
show how to automatically generate metapipelines, which
are a generalization of pipelines that greatly increase design
throughput.
• We present experimental results for a set of benchmark ap-
plications from the data analytics domain running on an
FPGA and show the performance impact of the transforma-
tions and hardware templates presented.
2. Related Work
Tiling Previous work on automated loop tiling has largely
focused on tiling imperative programs using polyhedral analy-
sis [8, 34]. There are many existing tools—such as Pluto [9],
PoCC [35], CHiLL [14], and Polly [20]—that use polyhedral
analysis to automatically tile and parallelize programs. These
tools restrict memory accesses within loops to only affine
functions of the loop iterators. As a consequence, while they
perform well on affine sections of programs, they fail on even
simple, commonly occurring data-dependent operations such
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as filters and groupBys [7]. In order to handle these operations,
recent work has proposed using preprocessing steps which
segment programs into affine and non-affine sections prior to
running polyhedral analysis tools [46].
While the above work focused on the analysis of impera-
tive programs, our work analyzes functional parallel patterns,
which offer a strictly higher-level representation than simple
imperative for loops. In this paper, we show that because of
the additional semantic information available in patterns like
groupBy and filter, parallel patterns can be automatically tiled
using simple transformation rules, without the restriction that
all memory accesses are purely affine. Little previous work
has been done on automated tiling of functional programs
composed of arbitrarily nested parallel patterns. Hielscher
proposes a set of formal rules for tiling parallel operators map,
reduce, and scan in the Parakeet JIT compiler, but these rules
can be applied only for a small subset of nesting combinations
[24]. Spartan [25] is a runtime system with a set of high-level
operators (e.g., map and reduce) on multi-dimensional arrays,
which automatically tiles and distributes the arrays in a way
that minimizes the communication cost between nodes in clus-
ter environments. In contrast to our work, Spartan focuses on
distributed CPU computation, and not on optimizations that
improve performance on individual compute units.
Hardware from high-level languages Generating hard-
ware from high-level languages has been widely studied for
decades. CHiMPS [38] generates hardware from ANSI C code
by mapping each C language construct in a data-flow graph
to an HDL block. Kiwi [41] translates a set of C# parallel
constructs (e.g., event, monitor, and lock) to corresponding
hardware units. Bluespec [2] generates hardware from purely
functional descriptions based on Haskell. Chisel [4] is an
embedded language in Scala for hardware generation. Au-
toPilot [49] is a commercial HLS tool that generates hardware
from C/C++/SystemC languages. Despite their success in rais-
ing the level of abstraction compared to hardware description
languages, programmers are still required to write programs
at a low-level and express how computations are pipelined
and/or parallelized. Our work abstracts away the implemen-
tation details from programmers by using high-level parallel
patterns, and applies compiler transformations and optimiza-
tions to automatically pipeline and parallelize operations and
exploit on-chip memory for locality.
Recent work has explored using polyhedral analysis to op-
timize for data locality on FPGAs [36]. Using polyhedral
analysis, the compiler is able to promote memory references
to on-chip memory and parallelize independent loop iterations
with more hardware units. However, the compiler is not able
to analyze loops that include non-affine accesses, limiting
the coverage of applications that can be generated for hard-
ware. Our work can handle parallel patterns with non-affine
accesses by inferring required hardware blocks (e.g., FIFOs
and CAMs) for non-affine accesses, while aggressively using
on-chip memory for affine parts.
As high-level parallel patterns become increasingly pop-
ular to overcome the shortcomings of C based languages,
researchers have recently studied generating hardware from
functional parallel patterns. Lime [3] embeds high-level com-
putational patterns (e.g., map, reduce, split, and join) in Java
and automatically targets CPUs, GPUs, and FPGAs without
modifying the code. Our compiler manages a broader set of
parallel patterns (e.g., groupBy) and applies transformations
even when patterns are nested, which is common in a large
number of real-world applications. Recent work has explored
targeting nested parallel patterns to FPGAs [19]. By exploit-
ing the access patterns of nested patterns to store sequential
memory accesses to on-chip memory and parallelizing the
computation with strip-mining, the compiler can generate
hardware that efficiently utilizes memory bandwidth. How-
ever, the compiler does not automatically tile patterns for data
locality or implement metapipelines for nested parallel pat-
terns, which we show are essential components to generate
efficient hardware. Our work is the first to show a method for
automatically tiling parallel patterns to improve locality and
a process for inferring hardware metapipelines from nested
parallel patterns.
3. Parallel Patterns
Parallel patterns are becoming a popular programming ab-
straction for writing high level applications that can still
be efficiently mapped to hardware targets such as multi-
core [30, 33, 43], clusters [17, 47, 25], GPUs [12, 27], and
FPGAs [3, 19]. In addition, they have been shown to provide
high productivity when implementing applications in a wide
variety of domains [44, 39]. In this section we give a brief
overview of the parallel patterns used in this paper. We refer
to the definitions presented in Figure 2 as the parallel pattern
language (PPL). The definitions on the left represent the atoms
in the intermediate language used in our compiler for analysis,
optimization, and code generation. The code snippets on the
right show common examples of how users typically interact
with these patterns in a functional programming language via
collections operations. The syntactic structure is essentially
the same except that the input domain is inferred from the
shape of the input collection. Using explicit indices in the
intermediate language allows us to model more user-facing
patterns with fewer internal primitives as well as express more
complicated access patterns of the input data.
We separate our parallel patterns into two main groups.
Multidimensional patterns have an arbitrary arity domain and
range, but are restricted to have a range which is a fixed func-
tion of the domain. One-dimensional patterns on the other
hand can have a dynamic output size. All patterns generate
output values by applying a function to every index in the
domain. Each pattern then merges these values into the final
output in a different way. The output type V can be a scalar or
structure of scalars. We currently do not allow nested arrays,
only multidimensional arrays. We denote multidimensional
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Definitions Usage Examples
//Multidimensional
Map(d)(m) : VD x.map{ e => 2*e }; x.zip(y){ (a,b) => a + b }
MultiFold(d)(r)(z)(f)(c) : VR x.fold(1){ (a,b) => a * b }; x.map{ row => row.fold(0){ (a,b) => a + b } }
//One-dimensional
FlatMap(d)(n) : V1 x.flatMap{ e => if (e > 0) [e, -e] else [] }
GroupByFold(d)(z)(g)(c) : (K,V)1 x.groupByFold(0){ e => (e/10, 1) }{ (a,b) => a + b }
User-defined Values
d : IntegerD input domain m : IndexD => V value function
r : IntegerR output range n : Index => V1 multi-value function
z : VR init accumulator f : IndexD => (IndexR, VR => VR) (location, value) function
c : (VR,VR) => VR combine accumulator g : Index => (K, V => V)1 (key, value) function
Figure 2: Definitions and usage examples of supported parallel patterns.
1 //data to be clustered, size n x d
2 val points: Array[Array[Float]] = ...
3
4 // current centroids, size k x d
5 val centroids: Array[Array[Float]] = ...
6
7 // Assign each point to the closest centroid by grouping
8 val groupedPoints = points.groupBy { pt1 =>
9 // Assign current point to the closest centroid
10 val minDistWithIndex = centroids.map { pt2 =>
11 pt1.zip(pt2).map { case (a,b) => square(a - b) }.sum
12 }.zipWithIndex.minBy(p => p._1)
13 minDistWithIndex._2
14 }
15
16 // Average of points assigned to each centroid
17 val newCentroids = groupedPoints.map { case (k,v) =>
18 v.reduce { (a,b) =>
19 a.zip(b).map { case (x,y) => x + y }
20 }.map { e => e / v.length }
21 }.toArray
Figure 3: k-means clustering implemented using Scala collec-
tions. In Scala, _1 and _2 refer to the first and second value
contained within a tuple.
array types as VR, which denotes a tensor of element type V
and arity R. In Figure 2 subscript R always represents the arity
of the output range, and D the arity of the input domain.
Map generates a single element per index, aggregating the
results into a fixed-size output collection. Note that the value
function can close over an arbitrary number of input collec-
tions, and therefore this pattern is general enough to represent
the classic operations map, zip, zipWithIndex, etc.
MultiFold is a generalization of a fold which reduces gen-
erated values into a specified region of a (potentially) larger
accumulator using an associative combine function. The initial
value z is required to be an identity element of this function,
and must have the same size and shape as the final output. The
main function f generates an index specifying the location
within the accumulator at which to reduce the generated value.
We currently require the generated values to have the same
arity as the full accumulator, but they may be of any size up
to the size of the accumulator. Note that we can implement a
traditional fold as simply the special case where every gener-
1 points: Array2D[Float](n,d) // data to be clustered
2 centroids: Array2D[Float](k,d) // current centroids
3
4 // Sum and number of points assigned to each centroid
5 (sums,counts) = multiFold(n)((k,d),k)(zeros((k,d),k)){ i =>
6 pt = points.slice(i, *)
7 // Assign current point to the closest centroid
8 minDistWithIndex = fold(k)((max, -1)){ j =>
9 pt2 = centroids.slice(j, *)
10 dist = fold(d)(0){ p =>
11 acc => acc + square(pt1(p) - pt2(p))
12 }{ (a,b) => a + b }
13 acc => if (acc._1 < dist) acc else (dist, j)
14 }{ (a,b) => if (a._1 < b._1) a else b }
15
16 minDistIndex = minDistWithIndex._2
17 sumFunc = ((minDistIndex, 0), acc => {
18 pt = points.slice(i, *)
19 map(d){ j => acc(j) + pt(j) }
20 })
21 countFunc = (minDistIndex, acc => acc + 1)
22
23 (sumFunc, countFunc)
24 }{ (a,b) => {
25 pt = map(k,d){ (i,j) => a._1(i,j) + b._1(i,j) }
26 count = map(k){ i => a._2(i) + b._2(i) }
27 (pt, count)
28 } }
29
30 // Average assigned points to compute new centroids
31 newCentroids = map(k,d){ (i,j) =>
32 sums(i,j) / counts(i)
33 }
Figure 4: k-means clustering using the parallel patterns in Fig-
ure 2. High level optimizations such as fusion have already
been applied.
ated value is the full size of the accumulator. f then converts
each index into a function that consumes the specified slice
of the current accumulator and returns the new slice. If the
implementation maintains multiple partial accumulators in
parallel, the combine function c reduces them into the final
result.
FlatMap is similar to Map except that it can generate an
arbitrary number of values per index. These values are then all
concatenated into a single flattened output. The output size can
only be determined dynamically (it can be arbitrarily large) and
4
Pattern Strip Mined Pattern
T[ Map(d)(m) ] =
MultiFold(d/b)(d)(zeros(d)){ i =>
(i, acc => Map(b)(T[m]) )
}(_)
T[ MultiFold(d)(r)(z)(g)(c) ] =
MultiFold(d/b)(r)(T[z]){ i =>
(i, acc => T[c](acc, MultiFold(b)(r)(T[z])(T[g])(T[c])) )
}(T[c])
T[ GroupByFold(d)(z)(h)(c) ] =
GroupByFold(d/b)(T[z]){ i =>
GroupByFold(b)(T[z])(T[h])(T[c])
}(T[c])
T[ FlatMap(d)(f) ] = FlatMap(d/b){i => FlatMap(b)(T[f]) }
Table 1: Strip mining transformation rules for parallel patterns defined in Figure 2.
therefore we restrict the operation to one-dimensional domains
so that dynamically growing the output is easily defined. Note
that this primitive also easily expresses a filter.
GroupByFold reduces generated values into one of many
buckets where the bucket is selected by generating a key along
with each value, i.e. it is a fused version of a groupBy fol-
lowed by a fold over each bucket. The operation is similar to
MultiFold except that the key-space cannot be determined in
advance and so the output size is unknown. Therefore we also
restrict this operation to one-dimensional domains.
Now that we have defined the operations, we will use them
to implement k-means clustering as an example application.
For reference, first consider k-means implemented using the
standard Scala collections operations, as shown in Figure 3.
We will use this application as a running example through-
out the remainder of this paper, as it exemplifies many of
the advantages of using parallel patterns as an abstraction for
generating efficient hardware. k-means consumes a set of
n sample points of dimensionality d and attempts to cluster
those points by finding the k best cluster centroids for the
samples. This is achieved by iteratively refining the centroid
values. (We show only one iteration in Figure 3 for simplic-
ity.) First every sample point is assigned to the closest current
centroid by computing the distance between every sample and
every centroid. Then new centroid values are computed by
averaging all the samples assigned to each centroid. This pro-
cess repeats until the centroid values stop changing. Previous
work [40, 10, 13] has shown how to automatically convert
applications like k-means into a parallel pattern IR similar to
ours as well as perform multiple high-level optimizations auto-
matically on the IR. One of the most important optimizations
is fusing patterns together, both vertically (to decrease the
reuse distance between producer-consumer relationships) and
horizontally (to eliminate redundant traversals over the same
domain). Figure 4 shows the structure of k-means after it has
been lowered into PPL and fusion rules have been applied. We
have also converted the nested arrays in the Scala example to
our multidimensional arrays. This translation requires the in-
sertion of slice operations in certain locations, which produce
a view of a subset of the underlying data. For the remainder of
this paper we will assume a high-level translation layer from
user code to PPL exists and simply always start from the PPL
description.
4. Pattern Transformations
One of the key challenges of generating efficient custom archi-
tectures from high level languages is in coping with arbitrarily
large data structures. Since main memory accesses are expen-
sive and area is limited, our goal is to store a working set in the
FPGA’s local memory for as long as possible. Ideally, we also
want to hide memory transfer latencies by overlapping com-
munication with computation using hardware blocks which
automatically prefetch data. To this end, in this section we
describe a method for automatically tiling parallel patterns to
improve program locality and data reuse. Like classic loop
tiling, our pattern tiling method is composed of two trans-
formations: strip mining and interchange. We assume here
that our input is an intermediate representation of a program
in terms of optimized parallel patterns and that well known
target-agnostic transformations like fusion, code motion, struct
unwrapping, and common subexpression elimination (CSE)
have already been run.
Strip mining The strip mining algorithm is defined here
using two passes over the IR. The first strip mining pass parti-
tions each pattern’s iteration domain d into tiles of size b by
breaking the pattern into a pair of perfectly nested patterns.
The outer pattern operates over the strided index domain, ex-
pressed here as d/b, while the inner pattern operates on a tile
of size b. For the sake of brevity this notation ignores the
case where b does not perfectly divide d. This case is trivially
solved with the addition of min checks on the domain of the
inner loop. Table 1 gives an overview of the rules used to strip
mine parallel patterns. In addition to splitting up the domain,
patterns are transformed by recursively strip mining all func-
tions within that pattern. Map is strip mined by reducing its
domain and range and nesting it within a MultiFold. Note that
the strided MultiFold writes to each memory location only
once. In this case we indicate the MultiFold’s combination
function as unused with an underscore. As defined in Figure 2,
the MultiFold, GroupByFold, and FlatMap patterns have the
property that a perfectly nested form of a single instance of
5
High Level Language PPL Strip Mined PPL
// Element-wise Map
val x: Array[Float] // length d
x.map{e => 2*e}
map(d){i => 2*x(i)}
multiFold(d/b)(d)(zeros(d)){ii =>
xTile = x.copy(b + ii)
(i, map(b)(b){i => 2*xTile(i) })
}(_)
// Sums along matrix rows
val x: Array[Array[Float]] // (m x n)
x.map{ row =>
row.fold(0){ (a,b) => a + b }
}
multiFold(m,n)(m)(zeros(m)){ (i,j) =>
(i, acc => acc + x(i,j))
}{(a,b) =>
map(n){(j) => a(j) + b(j)}
}
multiFold(m/b0,n/b1)(m)(zeros(m)){ (ii,jj) =>
xTile = x.copy(b0 + ii, b1 + jj)
tile = multiFold(b0,b1)(b0)(zeros(b0)){ (i,j) =>
(i, acc => acc + xTile(i,j))
}{(a,b) => map(b0){i => a(i) + b(i)} }
(ii, acc => map(b0){j => acc(j) + tile(j)})
}{(a,b) =>
multiFold(n/b0)(n)(zeros(n)){ii =>
aTile = a.copy(b0 + ii)
bTile = a.copy(b0 + ii)
(ii, acc => map(b0){i => aTile(i) + bTile(i)})
}{(a,b) => map(n){i => a(i) + b(i)}}
}
// Simple Filter
val x: Array[Float] // length d
x.flatMap{ e =>
if (e > 0) e else []
}
flatMap(d){i =>
if (x(i) > 0) x(i) else []
}
flatMap(d/b)(1){ii =>
eTile = x.copy(b + ii)
flatMap(b){i =>
if (eTile(i) > 0) eTile(i) else []
}}
// Histogram Calculation
val x: Array[Float] // length d
x.groupByFold(0){ r =>
(r/10, 1)
}{ (a,b) => a + b }
groupByFold(d)(0){i =>
(x(i)/10, 1)
}{(a,b) => a + b }
groupByFold(d/b)(0){ii =>
xTile = x.copy(b + ii)
groupByFold(b)(0){i =>
(xTile(i)/10, 1)
}{(a,b) => a + b}
}{(a,b) => a + b}
Table 2: Examples of the parallel pattern strip mining transformation on Map, MultiFold, FlatMap, and GroupByFold
one of these patterns is equivalent to a single “flattened” form
of that same pattern. This property allows these patterns to be
strip mined by breaking them up into a set of perfectly nested
patterns of the same type as the original pattern.
The second strip mining pass converts array slices and ac-
cesses with statically predictable access patterns into slices
and accesses of larger, explicitly defined array memory tiles.
We define tiles which have a size statically known to fit on
the FPGA using array copies. Copies generated during strip
mining can then be used to infer buffers during hardware gener-
ation. Array tiles which have overlap, such as those generated
from sliding windows in convolution, are marked with meta-
data in the IR as having some reuse factor. Array copies with
reuse have special generation rules to minimize the number of
redundant reads to main memory when possible.
Table 2 demonstrates how our rules can be used to strip
mine a set of simple data parallel operations. We use the
copy infix function on arrays to designate array copies in these
examples, using similar syntax as array slice. We assume
in these examples that CSE and code motion transformation
passes have been run after strip mining to eliminate duplicate
copies and to move array tiles out of the innermost patterns.
In each of these examples, strip mining creates tiled copies of
input collections that we can later directly use to infer read
buffers.
Pattern interchange Given an intermediate representation
with strip mined nested parallel patterns, we now need to
interchange patterns to increase the reuse of newly created
data tiles. This can be achieved by moving strided patterns out
of unstrided patterns. However, as with imperative loops, it
is not sound to arbitrarily change the order of nested parallel
patterns. We use two rules for pattern interchange, adapted
from the Collect-Reduce reordering rule in [10]. These rules
both match on the special case of MultiFold where every
iteration updates the entire accumulator, which we refer to
here as a fold. The first interchange rule defines how to move
a scalar, strided fold out of an unstrided Map, transforming
the nested loop into a strided fold of a Map. Note that this also
changes the combination function of the fold into a Map. The
second rule is the inverse of the first, allowing us to reorder
a strided MultiFold with no reduction function (i.e. the outer
pattern of a tiled Map) out of an unstrided fold. This creates a
strided MultiFold of a scalar fold. We apply these two rules
whenever possible to increase the reuse of tiled inputs.
Imperfectly nested parallel patterns commonly occur either
due to the way the original user program was structured or
as a result of aggressive vertical fusion run prior to tiling.
Interchange on imperfectly nested patterns requires splitting
patterns into perfectly nested sections. However, splitting and
reordering trades temporal locality of intermediate values for
increased reuse of data tiles. In hardware, this can involve
creating more main memory reads or larger on-chip buffers
for intermediate results so that less reads need to be done for
input and output data. This tradeoff between memory reads
and increased buffer usage requires more complex cost model-
ing. We use a simple heuristic to determine whether to split
fused loops: we split and interchange patterns only when the
intermediate result created after splitting and interchanging is
statically known to fit on the FPGA. This handles the simple
case where the FPGA has unused on-chip buffers and allocat-
ing more on-chip memory guarantees a decrease in the number
of main memory reads. Future work will examine ways to
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statically model the tradeoff between main memory accesses
and local buffers when the chip is near 100% on-chip memory
utilization.
Table 3 shows a simple example of the application of our
pattern interchange rules on matrix multiplication. We as-
sume here that code motion has been run again after pattern
interchange has completed. In matrix multiplication, we inter-
change the perfectly nested strided MultiFold and the unstrided
Map. This ordering increases the reuse of the copied tile of
matrix y and changes the scalar reduction into a tile-wise re-
duction. Note that the partial result calculation and the inner
reduction can now be vertically fused.
Discussion The rules we outline here for automatic tiling
of parallel patterns are target-agnostic. However, tile copies
should only be made explicit for devices with scratchpad mem-
ory like FPGAs and GPUs. Architectures with hierarchical
memory systems effectively maintain views of subsections
of memory automatically through caching, making explicit
copies on these architectures a waste of both compute cycles
and memory.
We currently require the user to explicitly specify tile sizes
for all dimensions which require tiling. In future work, tile
sizes for all pattern dimensions will instead be determined
by the compiler through automated tile size selection using
modeling and design space exploration.
We conclude this section with a complete example of tiling
the k-means clustering algorithm, starting from the fused rep-
resentation shown in Figure 4. We assume here that we wish
to tile the number of input points, n, with tile size b0 and the
number of clusters, k, with tile size b1 but not the number
of dimensions, d. This is representative of machine learning
classification problems where the number of input points and
number of labels is large, but the number of features for each
point is relatively small.
Figure 5 gives a comparison of the k-means clustering algo-
rithm after strip mining and after pattern interchange. During
strip mining, we create tiles for both the points and centroids
arrays, which helps us to take advantage of main memory
burst reads. However, in the strip mined version, we still fully
calculate the closest centroid for each point. This requires the
entirety of centroids to be read for each point. We increase the
reuse of each tile of centroids by first splitting the calculation
of the closest centroid label from the MultiFold (Figure 5a.
line 5). The iteration over the centroids tile is then perfectly
nested within the iteration over the points. Interchanging these
two iterations allows us to reuse the centroids tile across points,
thus decreasing the total number of main memory reads for
this array by a factor of b0. This decrease comes at the expense
of changing the intermediate (distance, label) pair for a single
point to a set of intermediate pairs for an entire tile of points.
Since the created intermediate result has size 2b0, we statically
determine that this is an advantageous tradeoff and use the
split and interchanged form of the algorithm.
5. Hardware Generation
In this section, we describe how the tiled intermediate repre-
sentation is translated into an efficient FPGA design. FPGAs
are composed of various logic, register, and memory resources.
These resources are typically configured for a specific hard-
ware design using a hardware description language (HDL) that
is translated into an FPGA configuration file. Our approach to
FPGA hardware generation translates our parallel pattern IR
into MaxJ, a Java-based hardware generation language (HGL),
which is in turn used to generate an HDL. This is simpler
than generating HDL directly because MaxJ performs tasks
such as automatic pipelining and other low-level hardware
optimizations.
Hardware generation follows a template-based approach.
We analyze the structure of the parallel patterns in the IR and
determine the correct MaxJ template to translate the pattern to
hardware. Table 4 lists the templates in three classes: memo-
ries, pipelined execution units, and state machine controllers.
We also summarize the parallel pattern IR construct whose
behavior each template captures. Each template is intended
to capture a specific type of hardware execution functionality
and can be composed with other templates. For example, a
Metapipeline controller could be composed of multiple Paral-
lel controllers, each of which could contain pipelined Vector
or Tree reduction units. We next describe the key features in
the IR which we use to infer each of these template classes.
Memory Allocation Generating efficient FPGA hardware
requires effective usage of on-chip memories (buffers). Prior
to generating MaxJ, we run an analysis pass to allocate buffers
for arrays based on data access patterns and size. All arrays
with statically known sizes, such as array copies generated in
the tiling transformation described in Section 4, are assigned
to buffers. Dynamically sized arrays are kept in main memory
and we generate caches for any non-affine accesses to these
arrays. We also track the readers and writers of each memory
and use this information to instantiate a MaxJ template with
the appropriate word width and number of ports.
Pipeline Execution Units We generate parallelized and
pipelined hardware when parallel patterns compute with scalar
values, as occurs for the innermost patterns. We implemented
templates for each pipelined execution unit in Table 4 using
MaxJ language constructs, and instantiate each template with
the proper parameters (e.g., data type, vector length) asso-
ciated with the parallel pattern. The MaxJ compiler applies
low-level hardware optimizations such as vectorization, code
scheduling, and fine-grained pipelining, and generates effi-
cient hardware. For example, we instantiate a reduction tree
for a MultiFold over an array of scalar values, which is auto-
matically pipelined by the MaxJ compiler.
Metapipelining To generate high performance hardware
from parallel patterns, it is insufficient to exploit only a single
degree of parallelism. However, exploiting nested parallelism
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High Level Language Strip Mined PPL Interchanged PPL
// Matrix Multiplication
x: Array[Array[Float]] // m x p
y: Array[Array[Float]] // p x n
x.map{row =>
y.map{col =>
row.zipWith(col){(a,b) =>
a * b
}.sum
}
}
multiFold(m/b0,n/b1)(m,n)(zeros(m,n)){ (ii,jj) =>
xTile = x.copy(b0 + ii, b1 + jj)
((ii,jj), acc =>
map(b0,b1){ (i,j) =>
multiFold(p/b2)(1)(0){ kk =>
yTile = y.copy(b1 + jj, b2 + kk)
accTile = fold(b2)(0){ k =>
acc => acc + xTile(i,j) * yTile(j,k)
}{(a,b) => a + b}
(0, acc => acc + accTile)
}{(a,b) => a + b})
}{(a,b) => a + b}
})
}(_)
multiFold(m/b0,n/b1)(m,n)(zeros(m,n)){(ii,jj) =>
xTile = x.copy(b0 + ii, b1 + jj)
((ii,jj), acc =>
multiFold(p/b2)(b0,b1)(zeros(b0,b1)){kk =>
yTile = y.copy(b1 + jj, b2 + kk)
(0, acc =>
map(b0,b1){(i,j) =>
acc(i,j) + fold(b2)(0){k =>
acc => acc + xTile(i,j) * yTile(j,k)
}{(a,b) => a + b}
}
(0, acc => map(b0,b1){(i,j) =>
acc(i,j) + tile(i,j) })
}{(a,b) =>
map(b0,b1){(i,j) => a(i,j) + b(i,j)}
}
}(_)
Table 3: Example of the pattern interchange transformation applied to matrix multiplication.
Template Description IR Construct
Memories
Buffer On-chip scratchpad memory Statically sized array
Double buffer Buffer coupling two stages in a metapipeline Same as metapipeline controller
Cache Tagged memory to exploit locality in random memory access patterns Non-affine accesses
Pipelined
Execution
Units
Vector SIMD parallelism Map over scalars
Reduction tree Parallel reduction of associative operations MultiFold over scalars
Parallel FIFO Used to buffer ordered outputs of dynamic size FlatMap over scalars
CAM Fully associative key-value store GroupByFold over scalars
Controllers
Sequential Controller which coordinates sequential execution Sequential IR node
Parallel
Task parallel controller. Simultaneously starts all member modules when
enabled, signals done when all members finish Independent IR nodes
Metapipeline
Controller which coordinates execution of nested parallel patterns in a
pipelined fashion
Outer parallel pattern with multi-
ple inner patterns
Tile memory Memory command generator to fetch tiles of data from off-chip memory Transformer-inserted array copy
Table 4: Hardware templates used in MaxJ code generation.
requires mechanisms to orchestrate the flow of data through
multiple pipeline stages while also exploiting parallelism at
each stage of execution, necessitating a hierarchy of pipelines,
or metapipeline. This is in contrast to traditional HLS tools
which require inner patterns to have a static size and be com-
pletely unrolled in order to generate a flat pipeline containing
both the inner and outer patterns.
We create metapipeline schedules by first performing a
topological sort on the IR of the body of the current paral-
lel pattern. The result is a list of stages, where each stage
contains a list of patterns which can be run concurrently. Ex-
ploiting the pattern’s semantic information, we then optimize
the metapipeline schedule by removing unnecessary memory
transfers and redundant computations. For instance, if the out-
put memory region of the pattern has been assigned to a buffer,
we do not generate unnecessary writes to main memory.
As another example, our functional representation of tiled
parallel patterns can sometimes create redundant accumula-
tion functions, e.g., in cases where a MultiFold is tiled into a
nested MultiFold. During scheduling we identify this redun-
dancy and emit a single copy of the accumulator, removing the
unnecessary intermediate buffer. Finally, in cases where the
accumulator of a MultiFold cannot completely fit on-chip, we
add a special forwarding path between the stages containing
the accumulator. This optimization avoids redundant writes
to memory and reuses the current tile. Once we have a final
schedule for the metapipeline, we promote every output buffer
in each stage to a double buffer, which is required to avoid
write after read (WAR) hazards between metapipeline stages.
Example Figure 6 shows a block diagram of the hardware
generated for the k-means application. For simplicity, this
diagram shows the case where the centroids array completely
fits on-chip, meaning we do not tile either the number of
clusters k or the number of features d. The generated hard-
ware contains three sequential steps. The first step (Pipe 0)
preloads the entire centroids array into a buffer. The second
step (Metapipeline A) is a metapipeline which consists of three
stages with double buffers to manage communication between
the stages. These three stages directly correspond to the three
main sections of the MultiFold (Figure 4, line 5) used to sum
and count the input points as grouped by their closest centroid.
The first stage (Pipe 1) loads a tile of the points array onto
the FPGA. Note that this stage is double buffered to enable
hardware prefetching. The second stage (Pipe 2) computes
the index of the closest centroid using vector compute blocks
and a scalar reduction tree. The third stage (Pipe 3 and Pipe 4)
increments the count for this minimum index and adds the
current point to the corresponding location in the buffer allo-
cated for the new centroids. The third step (Metapipeline B)
corresponds with the second outermost parallel pattern in the
k-means application. This step streams through the point sums
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1 // Sum and number of points assigned to each centroid
2 (sums,counts) = multiFold(n/b0)((k,d),k)(...){ii =>
3 pt1Tile = points.copy(b0 + ii, *)
4 // Assign each point in tile to its closest centroid
5 multiFold(b0)((k,d),k)(zeros(1,d),0){ i =>
6 pt1 = pt1Tile.slice(i, *)
7 // Assign current point to the closest centroid
8 minDistWithIndex = multiFold(k/b1)(1)((max, -1)){ jj =>
9 pt2Tile = centroids.copy(b1 + jj, *)
10 // Find closest in centroid tile to current point
11 minIndTile = fold(b1)((max,-1)){ j =>
12 pt2 = pt2Tile.slice(j, *)
13 dist = ... // Calculate distance between pt1 and pt2
14 acc => if (acc._1 < dist) acc else (dist, j+jj)
15 }{ (a,b) => if (a._1 < b._1) a else b }
16
17 // Compare min dist in this tile to overall min
18 (0, acc =>
19 if (acc._1 < minIndTile._1) acc else minIndTile)
20 }{(a,b) =>
21 if (a._1 < b._1) a else b
22 }
23
24
25 minDistIndex = minDistWithIndex._2
26 ... // Reduce pt1 into accumulator at minDistIndex
27 ... // Increment count at minDistIndex
28 }{(a,b) => ... // Tiled combination function }
29 // Add sums and counts for this tile to accumulator
30 (0, acc => ... // Tiled combination function
31 }{(a,b) => ... // Tiled combination function }
32
33 // Average assigned points to compute new centroids
34 newCentroids = multiFold(k/b1,d)(k,d)(...){ (ii,jj) =>
35 sumsBlk = sums.copy(b1 + ii, *)
36 countsBlk = counts.copy(b1 + ii)
37 (ii, acc => map(k,d){ (i,j) =>
38 sumsBlk(i,j) / countsBlk(i)
39 })
40 }
1 // Sum and number of points assigned to each centroid
2 (sums,counts) = multiFold(n/b0)((k,d),k)(...){ ii =>
3 pt1Tile = points.copy(b0 + ii, *)
4 // Assign each point in tile to its closest centroid
5 minDistWithInds = multiFold(k/b1)(b1)(map(b1)((max, -1))){ jj =>
6 pt2Tile = centroids.copy(b1 + jj, *)
7 // Find closest in centroid tile to each point in point tile
8 minIndsTile = map(b0){ i =>
9 pt1 = pt1Tile.slice(i, *)
10 // Find closest in centroid tile to current point
11 minIndTile = fold(b1)((max,-1)){ j =>
12 pt2 = pt2Tile.slice(j, *)
13 dist = ... // Calculate distance between pt1 and pt2
14 acc => if (acc._1 < dist) acc else (dist, j+jj)
15 }{ (a,b) => if (a._1 < b._1) a else b }
16 }
17 // Each pt: compare min dist in centroid tile to overall min
18 (0, acc => map(b0){ i =>
19 if (acc(i)._1 < minIndsTile(i)._1) acc else minIndsTile(i) })
20 }{(a,b) =>
21 map(b0){i => if (a(i)._1 < b(i)._1) a(i) else b(i) }
22 }
23 // Sum and number for this tile of points
24 multiFold(b0)(k,d)(zeros(k,d)){ i =>
25 minDistIndex = minDistWithInds(i)._2
26 ... // Reduce pt1 into accumulator at minDistIndex
27 ... // Increment count at minDistIndex
28 }{(a,b) => ... // Tiled combination function }
29 // Add sums and counts for this tile to accumulator
30 (0, acc => ... // Tiled combination function
31 }{(a,b) => ... // Tiled combination function }
32
33 // Average assigned points to compute new centroids
34 newCentroids = multiFold(k/b1,d)(k,d)(...){ (ii,jj) =>
35 sumsBlk = sums.copy(b1 + ii, *)
36 countsBlk = counts.copy(b1 + ii)
37 (ii, acc => map(k,d){ (i,j) =>
38 sumsBlk(i,j) / countsBlk(i)
39 })
40 }
(a) Strip mined k-means. (b) Pattern Interchanged k-means.
Fused Strip Mined Interchanged
Main Memory Reads On-Chip Storage Main Memory Reads On-Chip Storage Main Memory Reads On-Chip Storage
points n×d d n×d b0×d n×d b0×d
centroids n× k×d d n× k×d b1×d (n/b0)× k×d b1×d
minDistWithIndex 0 2 0 2 0 2×b0
(c) Minimum number of words read from main memory and on-chip storage for data structures within k-means clustering after each IR
transformation.
Figure 5: Full tiling example for k-means clustering, starting from the fused representation in Figure 4, using tile sizes of b0 and
b1 for the number of points n and the number of clusters k. The number of features d is not tiled in this example.
and the centroid counts, dividing each sum by its correspond-
ing count. The resulting new centroids are then written back
to main memory using a tile store unit for further use on the
CPU.
Our automatically generated hardware design for the core
computation of k-means is extremely similar to the manually
optimized design described by Hussain et al. [26]. While the
manual implementation assumes a fixed number of clusters
and a small input dataset which can be preloaded onto the
FPGA, we use tiling to automatically generate buffers and tile
load units to handle arbitrarily sized data. Like the manual
implementation, we automatically parallelize across centroids
and vectorize the point distance calculations. As we see from
the k-means example, our approach enables us to automatically
generate high quality hardware implementations which are
comparable to manual designs.
6. Evaluation
We evaluate our approach to hardware generation described
in Sections 4 and 5 by comparing the performance and area
utilization of the FPGA implementations of a set of data ana-
lytic benchmarks. We focus our investigation on the relative
improvements that tiling and metapipelining provide over hard-
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Figure 6: Hardware generated for the k-means application.
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Figure 7: Speedups and relative resource usages, relative to base design, resulting from our optimizations.
ware designs that do not have these features.
6.1. Methodology
The benchmarks used in our evaluation are summarized in
Table 5. We choose to study vector outer product, matrix row
summation, and matrix multiplication as these exemplify many
commonly occurring access patterns in the machine learning
domain. TPC-H Query 6 is a data querying application which
reads a table of purchase records, filtering all records which
match a given predicate. It then computes the sum of a product
of two columns in the filtered records. Gaussian discriminant
analysis (GDA) is a classification algorithm which models the
distribution of each class as a multivariate Gaussian. k-means
clustering groups a set of input points by iteratively calculating
the k best cluster centroids. In our implementations, all of
these benchmarks operate on single precision, floating point
input data.
We implement our transformation and hardware generation
steps in an existing compiler framework called Delite [43].
We use the modified Delite compiler to generate MaxJ hard-
ware designs as described in Sections 4 and 5. We then use
the Maxeler MaxCompiler toolchain to generate an FPGA
configuration bitstream from our generated MaxJ. We use the
Maxeler runtime layer to manage communication with the
FPGA from the host CPU. We measure the running times
of these designs starting after input data has been copied to
the FPGA’s DRAM and ending when the hardware design
reports completion. Final running times were calculated as an
arithmetic mean of five individual run times.
We run each generated design on an Altera Stratix V FPGA
on a Max4 Maia board. The Maia board contains 48 GB of
DDR3 DRAM with a maximum bandwidth of 76.8 GB/s. The
area numbers given in this section are obtained from synthesis
reports provided by Altera’s logic synthesis toolchain. Area
utilization is reported under three categories: Logic utilization
(denoted “logic”), flip flop usage (“FF”), and on-chip memory
usage (“mem”).
10
Benchmark Description Collections Ops
outerprod Vector outer product map
sumrows Matrix summation through rows map, reduce
gemm Matrix multiplication map, reduce
tpchq6 TPC-H Query 6 filter, reduce
gda Gaussian discriminant analysis map, filter, reduce
kmeans k-means clustering map, groupBy, reduce
Table 5: Evaluation benchmarks with major collections opera-
tions used by Scala implementation.
6.2. Experiments
The baseline for each benchmark is an optimized hardware
design implemented using MaxJ that contains optimizations
commonly used in state-of-the-art high-level synthesis tools.
In particular, each baseline design exploits data and pipelined
parallelism within patterns where possible. Pipelined paral-
lelism is exploited for patterns that operate on scalars. Our
baseline design exploits locality at the level of a single DRAM
burst, which on the MAX4 MAIA board is 384 bytes. To
isolate the effects of the amount of parallelism in our compari-
son, we keep the innermost pattern parallelism factor constant
between the baseline design and our optimized versions for
each benchmark.
We evaluate our approach against the baseline by generating
two hardware configurations per benchmark: a configuration
with tiling but no metapipelining, and a configuration with
both tiling and metapipelining optimizations enabled.
Impact of tiling alone Figure 7 shows the obtained
speedups as well as relative on-chip resource utilizations for
each of benchmarks. As can be seen, most benchmarks in our
suite show significant speedup when tiling transformations are
enabled. Benchmarks like sumrows and gemm benefit from
inherent locality in their memory accesses. For gemm, our au-
tomatically generated code achieves a speedup of 4× speedup
over the baseline for a marginal increase of about 10% on-chip
memory usage.
Benchmarks outerprod and tpchq6 do not show a significant
difference with our tiling transformations over the baseline.
This is because both outerprod and tpchq6 are both memory-
bound benchmarks. Tpchq6 streams through the input once
without reuse, and streaming data input is already exploited
in our baseline design. Hence tiling does not provide any
additional benefit. The core compute pipeline in outerprod is
memory-bound at the stage writing results to DRAM, which
cannot be addressed using tiling. Despite the futility of tiling
in terms of performance, tiling outerprod has a noticeable
increase in memory utilization as the intermediate result varies
as the square of the tile size.
In the cases of kmeans and gda, some of the input data
structures are small enough that they can be held in on-chip
memory. This completely eliminates accesses to off-chip
memory, leading to dramatic speedups of 13.4× and 15.5×
respectively with our tiling transformations. gda uses more on-
chip memory to store intermediate data. On the other hand, the
tiled version kmeans utilizes less on-chip memory resources.
This is because the baseline for kmeans instantiates multiple
load and store units, each of which creates several control
structures in order to read and write data from DRAM. Each
of these control structures includes address and data streams,
which require several on-chip buffers. By tiling, we require a
smaller number of load and store units.
Impact of metapipelining The second bar of Figure 7
shows the benefits of metapipelining. Metapipelines increase
design throughput at the expense of additional on-chip memory
resources for double buffers. Metapipelining overlaps the com-
pute part of the design with the data transfer and hides the cost
of the slower stage. Benchmarks like gemm and sumrows natu-
rally benefit from metapipelining because the memory transfer
time is completely overlapped with the compute, resulting
in speedups of 6.3× and 11.5× respectively. Metapipelining
also exploits overlap in streaming benchmarks like tpchq6,
where the input data is fetched and stored simultaneously with
the core computation.
Metapipelines with stages that are balanced, where each
stage accounts for roughly equal number of cycles, can ben-
efit the most, as this achieves the most overlap. However, if
the metapipeline stages are unbalanced, the throughput of the
pipeline is limited by the slowest stage, thus limiting perfor-
mance improvement. We observe this behavior in outerprod,
where the metapipeline is bottlenecked at the stage writing
results back to DRAM. On the other hand, applications like
gda, kmeans and sumrows greatly benefit from metapipelining.
In particular, gda naturally maps to nested metapipelines that
are well-balanced. The stage loading the input tile overlaps ex-
ecution with the stage computing the output tile and the stage
storing the output tile. The stage computing the output tile is
also a metapipeline where the stages perform vector subtrac-
tion, vector outer product and accumulation. We parallelize
the vector outer product stage as it is the most compute-heavy
part of the algorithm; parallelizing the vector outer product
enables the metapipeline to achieve greater throughput. This
yields an overall speedup of 39.4× over the baseline.
7. Conclusion
In this paper, we introduced a set of compilation steps neces-
sary to produce an efficient FPGA hardware design from an
intermediate representation composed of nested parallel pat-
terns. We described a set of simple transformation rules which
can be used to automatically tile parallel patterns which ex-
ploit semantic information inherent within these patterns and
which place fewer restrictions on the program’s memory ac-
cesses than previous work. We then presented a set of analysis
and generation steps which can be used to automatically infer
optimized hardware designs with metapipelining. Finally, we
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presented experimental results for a set of benchmarks in the
machine learning and data querying domains which show that
these compilation steps provide performance improvements of
up to 40× with a minimal impact on FPGA resource usage.
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